Creating assertion-based verification IP

A project's functional verification testplan is the specification for the verification process. Developing this testplan involves the entire engineering team. This book discusses the process of testplanning using assertion languages (such as SystemVerilog assertions and PSL) to create verification IP which helps projects stay within their budget.

http://www.w3.org/1999/02/22-rdf-syntax-ns#type

http://schema.org/CreativeWork
http://schema.org/Book

http://schema.org/about

http://experiment.worldcat.org/entity/work/data/131377863#Topic/electronic_books
http://experiment.worldcat.org/entity/work/data/131377863#Topic/computer_aided_engineering_cad_cae_and_design
http://experiment.worldcat.org/entity/work/data/131377863#Topic/engineering
http://id.loc.gov/authorities/subjects/sh85029495
http://id.loc.gov/authorities/subjects/sh85131750
http://experiment.worldcat.org/entity/work/data/131377863#Topic/systemtechnik
http://id.loc.gov/authorities/subjects/sh85043176
http://experiment.worldcat.org/entity/work/data/131377863#Topic/ingenierie
http://experiment.worldcat.org/entity/work/data/131377863#Topic/integrated_circuits_verification
http://experiment.worldcat.org/entity/work/data/131377863#Topic/systems_engineering
http://id.loc.gov/authorities/subjects/sh93005422
http://id.worldcat.org/fast/872701
http://experiment.worldcat.org/entity/work/data/131377863#Topic/circuits_and_systems
http://id.worldcat.org/fast/910312
http://experiment.worldcat.org/entity/work/data/131377863#Topic/electronic_and_computer_engineering
http://id.loc.gov/authorities/subjects/sh85029476
http://experiment.worldcat.org/entity/work/data/131377863#Topic/technology_&_engineering_electronics_circuits_general
http://experiment.worldcat.org/entity/work/data/131377863#Topic/technology_&_engineering_electronics_circuits_integrated
http://id.worldcat.org/fast/1141455
http://id.worldcat.org/fast/872078
http://experiment.worldcat.org/entity/work/data/131377863#Topic/pruftechnik
http://experiment.worldcat.org/entity/work/data/131377863#Topic/computer_aided_design
http://id.worldcat.org/fast/975600
http://experiment.worldcat.org/entity/work/data/131377863#Topic/circuits_integres_verification

http://schema.org/contributor

http://worldcat.org/entity/person/id/2631922920
http://experiment.worldcat.org/entity/work/data/131377863#Organization/springerlink_servicio_en_linea
http://worldcat.org/entity/person/id/2632691714

http://schema.org/creator

http://worldcat.org/entity/person/id/2632691714

http://schema.org/description

"A project's functional verification testplan is the specification for the verification process. Developing this testplan involves the entire engineering team. This book discusses the process of testplanning using assertion languages (such as SystemVerilog assertions and PSL) to create verification IP which helps projects stay within their budget."@en

http://schema.org/genre

"Ressources Internet"
"Electronic books"
"Electronic books"@en

http://schema.org/name

"Creating assertion-based verification IP"
"Creating assertion-based verification IP"@en
"Creating Assertion-Based IP"
"Creating Assertion-based IP"@en
"Creating assertion-based IP"
"Creating assertion-based IP"@en

http://schema.org/workExample

http://www.worldcat.org/oclc/123374500
http://www.worldcat.org/oclc/310338560
http://www.worldcat.org/oclc/314011777
http://www.worldcat.org/oclc/255483038
http://www.worldcat.org/oclc/300245772
http://www.worldcat.org/oclc/466076270
http://www.worldcat.org/oclc/467322848
http://www.worldcat.org/oclc/315754152
http://www.worldcat.org/oclc/368005733
http://www.worldcat.org/oclc/907385792
http://www.worldcat.org/oclc/768971052
http://www.worldcat.org/oclc/502255811
http://www.worldcat.org/oclc/288194412
http://www.worldcat.org/oclc/751583783
http://www.worldcat.org/oclc/209982496
http://www.worldcat.org/oclc/315696997
http://www.worldcat.org/oclc/874459242

SpringerLink (Servicio en línea)

This is a placeholder reference for a Organization entity, related to a WorldCat Entity. Over time, these references will be replaced with persistent URIs to VIAF, FAST, WorldCat, and other Linked Data resources.

rdf:type
http://schema.org/Organization
schema:name
"SpringerLink (Servicio en línea)"

http://experiment.worldcat.org/entity/work/data/131377863#Organization/springerlink_servicio_en_linea

Circuits and Systems

This is a placeholder reference for a Topic entity, related to a WorldCat Entity. Over time, these references will be replaced with persistent URIs to VIAF, FAST, WorldCat, and other Linked Data resources.