Linked Data Explorerhttp://worldcat.org/entity/work/id/24225120
Scheduling and resource management techniques for multiprocessors
Hardware reference and modification bits indicate only that a page was referenced or modified at least once sometime in the past; they do not indicate how many references were made or how long ago. If more reference information were available, more sophisticated (and hopefully better) management techniques would be possible. This research assumes that any desired information about the access history of any region of memory is available and designs competitive replication and migration algorithms that can take advantage of this information. A case study examines how these algorithms could be incorporated into the Mach operating system."
Open All Close All
http://schema.org/about
- http://experiment.worldcat.org/entity/work/data/24225120#Topic/scheduling
- http://id.loc.gov/authorities/subjects/sh85118098
- http://experiment.worldcat.org/entity/work/data/24225120#Topic/mehrprozessorsystem
- http://id.worldcat.org/fast/1029068
- http://id.worldcat.org/fast/1078354
- http://id.loc.gov/authorities/subjects/sh85088386
http://schema.org/description
- "Hardware reference and modification bits indicate only that a page was referenced or modified at least once sometime in the past; they do not indicate how many references were made or how long ago. If more reference information were available, more sophisticated (and hopefully better) management techniques would be possible. This research assumes that any desired information about the access history of any region of memory is available and designs competitive replication and migration algorithms that can take advantage of this information. A case study examines how these algorithms could be incorporated into the Mach operating system.""@en
- "The techniques of Discouragement and Handoff Scheduling are introduced to address the communication and synchronization problems of applications with more active entities than processors. Support for timesharing has been preserved by integrating the new features into the Mach timesharing scheduler. In the process, it was necessary to redesign the scheduler from scratch, and a number of lessons were learned about the design and implementation of timesharing schedulers, including how to collect accurate processor usage imformation based on timestamps instead of interrupt-driven sampling. The non-uniform memory management research takes a different approach, predicated on obtaining more information from hardware. Current implementations of non-uniform memory management are restricted by the available reference information."@en
- "Abstract: "This thesis describes research in the design and implementation of multiprocessor resource management and related areas. Application requirements motivated the major research areas, processor scheduling and non-uniform memory management, as these areas contain the most important problems raised by the changing design and use of multiprocessors. A variety of processor scheduling problems are addressed by this work. A major contribution is the design and implementation of a processor allocation and control facility for the Mach operating system that allows processors to be dedicated to applications. The implementation of this facility has been validated by production use, and it is one of the first successful applications of policy-mechanism separation to multiprocessor scheduling (and, in particular, to the problem of dividing a multiprocessor among competing applications)."@en
http://schema.org/name
- "Scheduling and resource management techniques for multiprocessors"@en
- "Scheduling and resource management techniques for multiprocessors"