WorldCat Linked Data Explorer

Turtle N-Triple JSON-LD RDF/XML HTML Contact Us Home

http://worldcat.org/entity/work/id/795382525

Microprocessor architecture from simple pipelines to chip multiprocessors

This book describes the architecture of microprocessors from simple in-order short pipeline designs to out-of-order superscalars.

Open All Close All

type

about

http://schema.org/about

author

contributor

creator

description

http://schema.org/description

  • ""This book gives a comprehensive description of the architecture of microprocessors from simple in-order short pipeline designs to out-of-order superscalars. It discusses topics such as -- the policies and mechanisms needed for out-of-order processing such as register renaming, reservation stations, and reorder buffers -- optimizations for high performance such as branch predictors, instruction scheduling, and load-store speculations -- design choices and enhancements to tolerate latency in the cache hierarchy of single and multiple processors -- state-of-the-art multithreading and multiprocessing emphasizing single chip implementations Topics are presented as conceptual ideas, with metrics to assess the performance impact, if appropriate, and examples of realization. The emphasis is on how things work at a black box and algorithmic level. The author also provides sufficient detail at the register transfer level so that readers can appreciate how design features enhance performance as well as complexity."--Publisher's website."
  • "This book describes the architecture of microprocessors from simple in-order short pipeline designs to out-of-order superscalars."@en
  • "This book gives a comprehensive description of the architecture of microprocessors from simple in-order short pipeline designs to out-of-order superscalars. It discusses topics such as: ,Ä|#x00A2; The policies and mechanisms needed for out-of-order processing such as register renaming, reservation stations, and reorder buffers ,Ä|#x00A2; Optimizations for high performance such as branch predictors, instruction scheduling, and load-store speculations ,Ä|#x00A2; Design choices and enhancements to tolerate latency in the cache hierarchy of single and multiple processors ,Ä|#x00A2; State-of-the-art multithreading and multiprocessing emphasizing single chip implementations Topics are presented as conceptual ideas, with metrics to assess the performance impact, if appropriate, and examples of realization. The emphasis is on how things work at a black box and algorithmic level. The author also provides sufficient detail at the register transfer level so that readers can appreciate how design features enhance performance as well as complexity."

genre

http://schema.org/genre

  • "Electronic books"
  • "Electronic books"@en

name

http://schema.org/name

  • "Microprocessor architecture"
  • "Microprocessor architecture : from simple pipelines to chip multiprocessor"
  • "Microprocessor architecture from simple pipelines to chip multiprocessors"
  • "Microprocessor architecture from simple pipelines to chip multiprocessors"@en
  • "Microprocessor Architecture From Simple Pipelines to Chip Multiprocessors"@en
  • "Microprocessor architecture : from simple pipelines to chip multiprocessors"
  • "Microprocessor architecture : from simple pipelines to chip multiprocessors"@en
  • "Microprocessor Architecture"

workExample